Home | About Us | FAQ | Courses | Contact Us |  Sign-In
Syllabus  |   Lectures  |   Downloads  |   FAQ  |   Ask a question  |  
Course Co-ordinated by IIT Madras
Question in Lecture
Ask a Question

Question Topics :

Question:
NOTE: Before you post question check if your question already exists.Please do not repeat questions.

All Questions



Question: sir ,its still confusing about the exact difference between dnl and inl ,,,,,,as both of them seem to give information about the same thing ......can u please explain the exact difference between them
By: pradeep madhava     Date: 2012-07-23

Answer: Yes, both give information about the ADC/DAC characteristic. One can be figured out from the other. However, the utility of showing both is to give the user a good view of both the ``close-up" and ``far-away" view of the ADC/DAC characteristics. To give you an analogy, the DNL is like a close-up photograph of something, which shows you fine details - like how rough the surface is etc. In a close-up, one is not able immediately infer the ``big-picture" of how the object looks like, though this can be computed. On the other hand, the INL is like a ``long-shot", which immediately gives you the big picture, but without confusing you with the ``nitty-gritty" details. Both close-ups and long-shots have their utilities (depending on the situation), and the same holds for the DNL and INL. Hope this helps.

By: Dr. Shanthi Pavan     Date: 2012-08-03


Question: Sir please help me... I am going for the M.Tech but I've two option 1) M.Tech in Electronics Engineering from Allahabad University 2) M.Tech in Photovoltaic and Renewable energy running by Central Electronics Limited India with SRM University. Sir I am confuse for which option I should go. Th
By: sharad tripathi     Date: 2012-08-04

Answer: I am sorry, but this is not the right forum to ask this question.

By: Dr. Shanthi Pavan     Date: 2012-08-11


Question: sir, i saw video data sheets specifying DNL as a main spec where as audio people specifying INL, so could you please explain whats the main criterion behind this selection?
By: rajasekhar     Date: 2012-08-08

Answer: This is a very application dependent one. DNL is very important in a video application, as the human eye is very sensitive to sudden changes in color. That is, the eye will very easily pickup intensity/color differences in neighbouring pixels, but is lot less sensitive to gradual changes in hue/intensity across the screen. Similarly, monotonicity will be very important in an application where the ADC/DAC is embedded in a control loop.

By: Dr. Shanthi Pavan     Date: 2012-08-11


Question: You said that S/H circuit must be at the front end of a FLASH ADC.BUT I read in "Principles of Data Conversion System Design by BEHZAD RAZAVI” that for a precise design of Track and Hold Comparator there won’t be any need of S/H circuit at the front end of a FLASH ADC..?Please rectify me..Thanx..
By: Ramakrishna     Date: 2012-08-09

Answer: A track-and-hold in front of a flash ADC greatly reduces the effect of clock skew and is highly recommended for a high performance flash ADC. Of course, you can avoid the T/H and take the hit in performance.

By: Dr. Shanthi Pavan     Date: 2012-08-11


Question: Sir,about FFT of ADC output,u mentiond that noise floor lowers by 3db by doubling bins,or process-gain of 10log(N/2) is added by FFT.But,a sine wave of peak amp A, has its bin-strengh of A*N/2.Wont dis furthr lowr d noise floor? Or am i interpreting the same result in another way?Plz help me out si
By: RSAshwinKumar     Date: 2012-08-12

Answer: The noise floor goes down by 3dB with respect to the signal. The logic behind this is that there are now twice as many bins - which means that the power per bin has to go down by half, on the average.

By: Dr. Shanthi Pavan     Date: 2012-09-05


Question: How to know the max frequency at which the LATCH can work fine...? Isn’t it related to fT or not.....? If so....How to find the fT of a Digital block....? Since fT is gm/(2*cgs) is found at Q point..so..plz rectify my misunderstanding..Thanx Sir..!
By: Ramakrishna     Date: 2012-08-23

Answer: The fT is computed assuming the transistor is operating in saturation - this makes sense, as the latching devices are in saturation at the beginning of the regeneration phase.

By: Dr. Shanthi Pavan     Date: 2012-09-05


Question: respected sir Why is positive feedback used in oscillators?
By: Hari     Date: 2012-08-23

Answer: Please see the electronics textbook by Sedra and Smith to get a basic understanding of this.

By: Dr. Shanthi Pavan     Date: 2012-09-05


Question: what is the exact difference between (sample and hold ) and (sample and track) circuit
By: pradeep madhava     Date: 2012-09-06

Answer: **Ideally**, a sample-and-hold should, quite simply, sample - and hold for the rest of the clock cycle. A track-and-hold, on the other hand, should track the input for (typically) half cycle and hold for the other half. HOwever, in practice, these two terms seem to be used interchangeably by practitioners.

By: Dr. Shanthi Pavan     Date: 2012-09-07


Question: SIR,I read in some Literature that placing a BUFFER in b/w Track&Hold and Comparator bank @Flash ADC.What's the need of it..?Which type of buffer is preferred and Y..?what the things that we should keep in mind for designing Buffer..? plz elaborate it...
By: Ramakrishna     Date: 2012-11-07

Answer: The buffer is needed to isolate the hold capacitor from the comparator array. It is not needed if the output impedance of the T/H is low (which means that the buffer is inside the T/H.) The T/H must be able to drive the comparator array without any distortion.

By: Dr. Shanthi Pavan     Date: 2012-11-15


Question: Dear sir, to compute the MSA for a DSM, I understand that the input+shaped quantization noise should not overload the quantizer. How does this extend to the case when the quantizer is a one bit character. How would one determine MSA in such case? Thanks and regards
By: Reshma     Date: 2012-11-28

Answer: One way of estimating this is the following. Put int a slowly varying ramp (starting from zero and ending at +vref in about a million steps). When the input exceeds the MSA, the input to the quantizer (which is embedded in the feedback loop) blows up.

By: Dr. Shanthi Pavan     Date: 2012-12-15
Disclaimer: We will take every effort to answer your question.However, in case of delay or no response NPTEL claims no responsibility.

Site Maintained by Web Studio, IIT Madras. Contact Webmaster: nptel@iitm.ac.in